# Introduction to CUDA Programming (Compute Unified Device Architecture)


Jongsoo Kim

Korea Astronomy and Space Science Institute @COMAC 2018 Workshop


#### Summit #1, Linpack: 122.3 Pflos/s 4356 nodes, 8.8MW two 22-core Power 9 CPU+six NVIDA Tesla V100 GPUs









### Performance, GFLOPS/s



### Memory bandwidth, GB/s




#### NVIDIA GPU Roadmap





#### Astronomy Applications of GPU

- N-body simulations
- Fluid HD and MHD simulations
- Radiative Transfer
- Data processing, e.g., radio astronomy
- etc...
- ADS (search "GPU" in abstract)
  - 10 papers in 2007
  - 13 papers in 2008
  - 33 papers in 2009
  - 81 papers in 2010
  - 99 papers in 2011
  - 140 papers in 2012
  - 164 papers in 2013
  - 182 papers in 2014
  - 221 papers in 2015
  - 254 papers in 2016
  - 379 papers in 2017



#### NVIDA TESLA V100 SXM2







- CUD A, Tensor Cores: 5140+640
- NVLink: 300 GB/s
- HBM2: 900GB/s
- Unified Memory
- 7.8 TFLOPS of FP64
- 15.7 TFLOPS of FP32
- 125 TFLOPS of Tensor

#### **NVLink**:

50 GB/sec bi-direction per connection 300GB/sec for six connections per GPU



#### NVIDIA D GX-2




Explore the powerful components of DGA-2.

- 1 NVIDIA TESLA V100 32GB, SXM3
- 2 16 TOTAL GPUS FOR BOTH BOARDS, 512GB TOTAL HBM2 MEMORY


Each GPU board with 8 NVIDIA Tesla V100.

- 3 12 TOTAL NVSWITCHES

  High Speed Interconnect, 2.4 TB/sec bisection bandwidth.
- 8 EDR INFINIBAND/100 GbE ETHERNET 1600 Gb/sec Bi-directional Bandwidth and Low-Latency.
- 5 PCIE SWITCH COMPLEX
- **6** TWO INTEL XEON PLATINUM CPUS
- 7 1.5 TB SYSTEM MEMORY
- 8 DUAL 10/25 GbE ETHERNET
- 30 TB NVME SSDS INTERNAL STORAGE



#### Pascal Unified Memory



#### CPU Code

```
void sortfile(FILE *fp, int N) {
   char *data;
   data = (char *)malloc(N);

   fread(data, 1, N, fp);

   qsort(data, N, 1, compare);

   use_data(data);

   free(data);
}
```

#### Pascal Unified Memory\*

```
void sortfile(FILE *fp, int N) {
  char *data;
  data = (char *)malloc(N);

  fread(data, 1, N, fp);

  qsort<<<...>>>(data,N,1,compare);
  cudaDeviceSynchronize();

  use_data(data);

  free(data);
}

  *with operating system support
```

#### Contents

- GPGPU and Tesla GPU cards
- CUDA exercises
  - Execution configuration (hello world)
  - Global Memory (vector sum)
  - Shared Memory (dot product, matrix multiplication)
  - Texture Memory (heat equation)
  - Constant Memory (??)
  - Unified Virtual Memory (cuda6)
  - cufft library

### Languages for GPGPU

- NVIDIA CUDA C/C++
- OpenCL
- PGI CUDA Fortran
- OpenACC Directives
- PyCUDA


#### Libraries

- cuFFT (Fast Fourier Transforms)
- cuBLAS (Basic Linear Algebra Subroutines)
- cuSPARSE (Sparse Matrix Routines)
- cuSOLVER (Dense and Sparse Direct Solvers)
- NPP (Image & Video Processing Primitivies)
- CUDA Math Library
- Thrust (Templated Parallel Algorithms & Data Structures)


#### Processing flow

#### Bottlenecks

- PCle bus: 16GB/s
- Memory BW:148 GB/s for Tesla S2050288 GB/s for Tesla K 40336.5 GB/s for Titan X900GB/s for V100
- Memory latency:400-800 clock cycles



### Device Memory Space



#### Access to a NARIT GPU server

- From outside of the NARIT
   ssh –p 22240 –Y guest@stargate.narit.space
- From inside of the NARIT
   ssh –Y pollux
   mkdir –p userid/cuda\_tutorial
- cd userid/cuda\_tutorial
- cp ~guest/jskim/cuda\_tutorial/\*

#### cuda environment variables

- Include the following two lines in .bashrc
  - export PATH=/usr/local/cuda/bin:\$PATH
  - export LD\_LIBRARY\_PATH=/usr/local/cuda/lib64

#### deviceQuery

- cd /home/guest
- ./usr/local/cuda/bin/cuda-install-samples-9.2.sh .
- /home/guest/NVIDIA\_CUDA-9.2\_Samples /1\_Utilities/deviceQuery/deviceQuery

#### Demo of nbody

- cd /home/guest/NVIDIA\_CUDA-9.2\_Samp les/5\_Simulations/nbody
- ./nbody –benchmark -cpu
- ./nbody –benchmark –numdevices=1
- ./nbody –benchmark –numdevices=2

#### Exercise 1: Hello world

```
#include <stdio.h>
void hello_world(void) {
    printf("Hello World\n");
int main (void) {
   hello_world();
   return 0;
```

#### Exercise 1: Hello world

```
#include <stdio.h>
__global__ void hello_world(void) {
    printf("Hello World\n");
int main (void) {
   hello world <<<1,5>>>();
   cudaDeviceReset();
   return 0;
```

#### Compile and Run

- nvcc hello.cu
- ./a.out

Hello World

Hello World

Hello World

Hello World

Hello World


#### C Language Extensions

Function Type Qualifiers

```
_global
   executed on the device (GPU)
   callable from the host (CPU) only
   functions should have void return type
   any call to a <u>global</u> function must specify the
   execution configuration for that call
  device
   executed on the device
   callable from the device only
```

#### Grid, Block, Thread

- Tesla V100-SXM2-16GB
  - Maximum dimension size of a grid (2147483647, 65535, 65535)
  - Maximum dimension size of a block 1024x1024x64
  - max. # of threads per block1024
  - Warp size: 32



- •~guest/NVIDIA\_CUDA-9.2\_Samples/1\_Utilities/deviceQuery/deviceQuery
- •~guest/NVIDIA\_CUDA-9.2\_Samples/1\_Utilities/bandwidthTest/bandwidthTest

#### C Language Extensions

Execution configuration

```
<<<br/><<<br/><<<1,1>>><br/><<<1024,1024>
```

```
dim3 blocksPerGrid(16,16,1)
dim3 threadsPerBlock(1024,1,1)
<<<br/>blocksPerGrid,threadsPerBlock>>>
```

#### C Language Extensions

Built-in Variables

```
blockIdx = (blockIdx.x, blockIdx.y, blockIdx.y)
  three unsigned integers, uint3
threadIdx = (threadIdx.x, threadIdx.y, threadIdx.y)
  three unsigned integers, uint3
```

 Built-in Vector types dim3:

Integer vector type based on unit3 used to specify dimensions

### Ex2: Execution Configuration

- nvcc exec\_conf\_1d.cu
- nvcc exec\_conf\_2d.cu
- ./a.out

```
gcc vector_sum.c
nvcc vector_sum_block.cu
nvcc vector_sum_thread.cu
nvcc vector_sum_tb.cu
nvcc vector_sum_block.unified.cu
```

```
#include <stdio.h>
const int N=128;
void add(int *a, int *b, int *c) {
   int i = 0;
   while (i < N) {
       c[i] = a[i] + b[i];
       i += 1;
```

```
int main (void) {
   int a[N], b[N], c[N];
   for (int i=0; i<N; i++) {
       a[i] = -i;
       b[i] = i * i;
   add (a, b, c);
   for (int i=0; i<N; i++) {
       printf("%d + %d = %d\(\forall n\)", a[i],b[i],c[i]);
   return 0;
```

```
const int N = 128;
const int N=128;
void add(int *a, int *b, int *c) { __global__ void add(int *a, int *b, int *c) {
                                      int tid = threadIdx.x + blockIdx.x *
   int i = 0;
                                  blockDim.x;
   while (i < N) {
                                      while (tid < N) {
       c[i] = a[i] + b[i];
                                         c[tid] = a[tid] + b[tid];
       i + = 1;
                                         tid += blockDim.x * gridDim.x;
```

```
int main (void) {
   int a[N], b[N], c[N];
  int *dev a, *dev b, *dev c;
  // allocate the memory on the GPU
   cudaMalloc( (void**)&dev_a, N * sizeof(int) );
   cudaMalloc((void**)&dev_b, N * sizeof(int));
   cudaMalloc( (void**)&dev c, N * sizeof(int) );
  // fill the arrays 'a' and 'b' on the CPU
   for (int i=0; i<N; i++) {
      a[i] = -i; b[i] = i * i;
  } // copy the arrays 'a' and 'b' to the GPU
   cudaMemcpy ( dev_a, a, N * sizeof(int), cudaMemcpyHostToDevice );
   cudaMemcpy ( dev_b, b, N * sizeof(int), cudaMemcpyHostToDevice );
   add <<< N,1>>> (dev a, dev b, dev c);
  // copy the array 'c' back from the GPU to the CPU
   cudaMemcpy ( c, dev_c, N * sizeof(int), cudaMemcpyDeviceToHost );
  // display the results
   for (int i=0; i< N; i++) {
       printf("%d + %d = %d\forall n", a[i],b[i],c[i]);
  // free the memory allocated on the CPU
  cudaFree (dev a); cudaFree (dev b); cudaFree (dev c);
  return 0;
```

## Unified Memory Dramatically Lower Developer Effort

Developer View Today

Developer View With Unified Memory


System
Memory

Developer View With Unified Memory

Unified Memory

Unified Memory

```
int main (void) {
   int *a, *b, *c;
   cudaMallocManaged (&a, N);
   cudaMallocManaged (&b, N);
   cudaMallocManaged (&c, N);
  // fill the arrays 'a' and 'b' on the CPU
   for (int i=0; i<N; i++) {
      a[i] = -i; b[i] = i * i;
  add < < N,1 > > (a, b, c);
  cudaDeviceSynchronize();
  for (int i=0; i<N; i++) {
     printf("%d + %d = %d\frac{\psi}{n}", a[i],b[i],c[i]);
  cudaFree (a); cudaFree (b); cudaFree (c);
  return 0;
```



# AI (Arithmetic Intensity)

- Definition: number of operations per byte
- Al for a[N]+b[N]N ops / 8N bytes = 1/8
- Al for A[N][N] \* B[N][N]  $2N^3$  ops/ $8N^2$  bytes = N/4
- If Al ~ 1, performance = Al x memory BW
- If Al >  $\sim 40(2.x),15(1.x)$ , can hide latency of global memory  $\rightarrow$  better performance


# Exercise 5: Matrix Multiplication

- gcc –std=c99 matmul.c
- nvcc –Xptxas –v –arch sm\_20 matmul\_global.cu
- nvcc –Xptxas –v –arch sm\_20 matmul\_shared.cu

## Exercise 5: Matrix Multiplication

```
void MatMul(const float * A, const float * B, float * C) {
   for (int row=0; row<N; ++row)
   for (int col=0; col<N; ++col) {
    float Cvalue = 0;
       for (int k = 0; k < N; ++k) {
        Cvalue += A[row*N+k]*B[k*N+col];
       C[row*N+col] = Cvalue;
```

# M-M Multiplication: Global




# Compute Capability

Tal	ole 14. T	echnical	Specific	ations pe	r Comp	ute Capa	bility				
	Compute Capability										
Technical Specifications	3.0	3.2	3.5	3.7	5.0	5.2	5.3	6.0	6.1	6.2	7.0
Maximum number of resident grids per device (Concurrent Kernel Execution)	16 4 32					16	128	32	16	128	
Maximum dimensionality of grid of thread blocks	3										
Maximum x-dimension of a grid of thread blocks	2 <sup>31</sup> -1										
Maximum y- or z-dimension of a grid of thread blocks	65535										
Maximum dimensionality of thread block	3										
Maximum x- or y-dimension of a block	1024										
Maximum z-dimension of a block	64										
Maximum number of threads per block	1024										
Warp size	32										
Maximum number of resident blocks per multiprocessor	16							32			
Maximum number of resident warps per multiprocessor	64										
Maximum number of resident threads per multiprocessor	2048										
Number of 32-bit registers per multiprocessor	64 K 128 K 64 K										
							T	T		1	


## Reducing Global Memory Traffic


- Reducing global memory access enhances performance
- tiling: partition of data into subsets called tiles, such that each tile fits into fast (shared) memory

# Matrix Mul: tiling



# Matrix-Multiplication: shared





#### Register


- Fastest
- Thread scope, thread lifetime

#### Local

- Does not exist
- Abstraction of thread scope


#### Global memory

- Implemented in DRAM
- High-access latency: 400-800 cycles
- Finite bandwidth: 148GB/sec for S2050
- Potential of traffic congestion
- Grid scope, application lifetime




### Shared memory

- Extreme fast, highly parallel
- Block scope, kernel lifetime



#### Constant memory

- Space for "constant" data during a kernel execution
- 64kB per a GPU board
- Cached on chip
- Fast if threads of a half warp reads the same address



#### Texture memory

- cached on chip
- read only
- designed for graphics appllications
- Optimized 2D "spatial locality"

## Exercise 4: Dot-Product

```
gcc std=c99 dot_product.c

nvcc dot_product.cu

nvcc –arch sm_13 dot_product_double.cu

nvcc -l cublas dot_product_cublas.cu
```


## Exercise 4: Dot Product

```
#include <stdio.h>
#define sum_squares(x) (x*(x+1)*(2*x+1)/6)
const int N = 2048;
float dot_product(float *a, float *b) {
   float c = 0.0f;
   for (int i=0; i< N; i++)
      c += a[i]*b[i];
   return c;
```

```
int main (void) {
   float a[N], b[N];
   for (int i=0; i< N; i++) {
      a[i] = (float) i;
      b[i] = (float) i;
   float c = dot_product(a,b);
   printf("Dot prodoct of a and b = \%fWn", c);
   printf("sum_squares of (N-1) = \%f\text{\psi}n",
             sum_squares((float)(N-1)) );
   return 0;
```


# Reduction


blockldx 0



blockldx 1

blockldx 2





blockldx 3


### cuBLAS

- Basic Linear Algebra Subprograms on CUDA
  - cublasHandle\_t handle=0;
  - cublasCreate(&handle)
  - cublasSdot(handle,N,dev\_a,1,dev\_b,1,&c);
  - cublasDestroy(handle);

# Exercise 6: constant memory

nvcc –arch sm\_70 const\_mem.cu

# Spatial Locality



# Heat equation

$$\left| \frac{\partial T}{\partial t} = \kappa \left( \frac{\partial}{\partial x^2} + \frac{\partial}{\partial y^2} \right) T \right|$$

$$\frac{T_{i,j}^{n+1} - T_{i,j}^{n}}{\Delta t} = \kappa \left( \frac{T_{i+1,j}^{n} - 2T_{i,j}^{n} + T_{i-1,j}^{n}}{\Delta x^{2}} + \frac{T_{i,j+1}^{n} - 2T_{i,j}^{n} + T_{i,j-1}^{n}}{\Delta y^{2}} \right)$$

$$T_{i,j}^{n+1} = \left(1 - 4\frac{\kappa\Delta t}{h^2}\right)T_{i,j}^n + \frac{\kappa\Delta t}{h^2}(T_{i+1,j}^n + T_{i-1,j}^n + T_{i,j+1}^n + T_{i,j-1}^n)$$

where  $h = \Delta X = \Delta Y$ 

$$T_{i,j}^{n+1} = \frac{1}{4} (T_{i+1,j}^n + T_{i-1,j}^n + T_{i,j+1}^n + T_{i,j-1}^n) \text{ when } \Delta t = \frac{h^2}{4\kappa}$$

# Exercise 7: heat equation

- gcc –std=c99 heat.c
- nvcc –arch sm\_20 heat\_global.cu
- nvcc –arch sm\_20 heat\_texture\_1d.cu
- nvcc –arch sm\_20 heat\_texture\_2d.cu

## Continuous vs discrete Fourier Transform

$$H(f) = \int_{-\infty}^{\infty} h(t)e^{-j2\pi ft}dt$$

$$H = \sum_{k=0}^{N-1} h(k)e^{-j2\pi nk/N} \qquad n = 0,1,...N-1$$

# Fourier Transform of a rectangular pulse


$$h(t) = A \quad |t| < T_0$$
$$= 0 \quad |t| > T_0$$


$$H(f) = \int_{-T_0}^{T_0} Ae^{-j2\pi ft} dt$$

$$= A \int_{-T_0}^{T_0} \cos(2\pi ft) dt - jA \int_{-T_0}^{T_0} \sin(2\pi ft) dt = \frac{A}{2\pi f} \sin(2\pi ft) \Big|_{-T_0}^{T_0}$$


$$= 2AT_0 \frac{\sin(2\pi T_0 f)}{2\pi T_0 f}$$

#### Radio astronom










#### cuFFT


cufftPlanMany(....);
cufftExecR2C(plan, idata, odata)


- total number of samples: 250\*2^19=131,072,000
- 7~16 Gsample/sec (3.5~8 GHz)
- peak performance: ~
   570Gflops (flops: 2.5 N log<sub>2</sub>(N) for R2C FFT)
- for a given number of samples, FFT performance is higher at small fft points




# First Spectra with 45-m Telescope (0.25, 2.5, 2.017) SiO (v=1, ...


SiO (v=1, J=1-0) @ 43.1GH














## Useful information

- http://developer.nvidia.com
- CUDA toolkit 9.2
- Getting Started Guide (installation)
- CUDA C programming Guide